Analysis and design of a high power, digitally-controlled spacecraft power system by Cho, B. H. & Lee, F. C.
\
t












f , ,t /
_ FA LIT---
THE BRADLEY DEPARTMENT OF ELECTRICAL ENGINEERING .2 7 _(_'_''--













F.C. LEE AND B.H. CHO
May 16, 1990




















_,'_, _'- _ 4=
t_m- I_ 4-"
,< ,..J _ "3 :
<" ¢"' _": C
l U,/_
..J -3 _"_ 0
I _-
Z "-" C:' C_
BLACKSBURG, VA. 24061-0111 (703) 231-4536
^c¢';g c' :T_ ,q r,_p_'Om_',_,-,,_M,,,ND DISTRIgUTiON
_.,_, , Ur,. ,._.,-,o,_ PERk::!TTED
https://ntrs.nasa.gov/search.jsp?R=19910001740 2020-03-19T20:03:30+00:00Z











F.C. LEE and B.H. CHO
May 16, 1990
Copyright © 1990 Virginia Power Electronics Center.
All rights reserved.
A.OCESS!ONING, REPRODU[_T!ON AND
E;Y OR FOR NASA P,-,.r.IT,ED
DISTRIBUTION
I. SUMMARY
This midterm report describes the progress to date on the Analysis and Design
of a High Power, Digitally Controlled Spacecraft Power System,. TWO quarterly
presentations have already been made to NASA Goddard. This report contains
the presentation material as well as a summary of the accomplishments to date.
The Statement of Work is divided into two phases.
1. Phase I:
• Task 1. Battery Discharger Topology Trade-off
2. Phase II:
• Task 1. ORU Level Modeling and Control
• Task 2. DC Bus Regulation and Mode Control
• Task 3.Example Design of Digitally Controlled Spacecraft
• Task 4.Bus Performance Verification With Model
This report describes the progress on Phase !, Task 1 and Phase 2 Tasks 1 and
2. The remaining two tasks have just been started.
II. Phase 1, Task 1" Battery Discharger Topology Trade-off
Several battery discharger topologies kave been compared for use in the space




3. Voltage-Fed Push-Pull with Auto-transformer
4. Current-Fed Push-Pull with Auto-transformer
Updated information has since been provided on the battery voltage specifica-
tion. Initially it was thought to be in the 30 to 40 V range. It is now specified
to be 53 V to 84 V. This eliminated the tapped-boost and the current-fed auto-
transformer converters from consideration. After consultations with NASA, it
was decided to trade-off the following topologies:
1. Boost Converter
2. Multi-Module, Multi-Phase Boost Converter
3. Voltage-Fed Push-Pull with Auto-transformer
A non-linear design optimization software tool developed by VPEC was em-
ployed to facilitate an objective comparison. Non-linear design optimization
insures that the best design of each topology is compared.
The results indicate that a four-module, boost converter with each module
operating 90 degrees out of phase is the optimum converter for the space
platform.




Large-signal and small-signal models have been generated for the shunt,
charger, discharger, battery, and the mode_.ontroller. The models were first
tested individually according to the space platform power system specifica-
tions supplied by NASA. The battery ORU model consists of the battery,
charger, and discharger models integrated together. This model was used to
investigate issues such as interfacing, control, and paralleling of ORU's.
The effect of battery voltage imbalance on parallel dischargers was investi-
gated with respect to dc and small-signal responses. Similarly, the effects of
paralleling dischargers and chargers were also investigated. A solar array and
shunt model was included in these simulations. A model for the bus mode
controller (power control unit) was also developed to interface the ORU
model to the platform power system.
Phase 2, Task 2 : DC Bus Regulation and Mode Control
The small signal models were used to generate the bus impedance plots in the
various operating modes. The large signal models were integrated into a sys-
tem model, and time domain simulations were performed to verify bus regu-
lation during mode transitions. Some changes have subsequently been
incorporated into the models. The changes include the use of a four module
boost discharger, and a new model for the mode controller, which includes the
effects of saturation The new simulations for the boost discharger show the
improvement in bus ripple that can be achieved by phase-shifted operation
of each of the boost modules.
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Boost Converter with Secondary Filter
SIMPLEST STEP-UP TOPOLOGY
1 SWITCH, 1 DIODE
NO TRANSFORMER
CONTINUOUS INPUT CURRENT


















Vo/Vi = 1 + N D
BUCK-TYPE STEP-UP TOPOLOGY
2 SWITCHES, 2 DIODES
CONTINUOUS OUTPUT CURRENT
SEMI-CONTINUOUS INPUT CURRENT
HIGHER SWITCH AND DIODE VOLTAGE STRESS
SIMPLER CONTROL CHARACTERISTICS
CIC NECESSARY TO FLUX-BALANCE TRANSFORMER
LOW SWITCHING LOSS
POTENTIALLY HIGH LEAKAGE INDUCTANCE LOSS
VOLTAGE-FED, PUSH-PULL WITH
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DRAMATIC REDUCTION OF OUTPUT CAP. STRESS
BENEFICIAL FOR THE BOOST CONVERTER
MUCH FASTER TRANSIENT RESPONSE POSSIBLE
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SECOND STAGE CAPACITOR IS BUS CAPACITANCE
DESIGN FOR 1V P-P RIPPLE ON FIRST STAGE
SECONDARY RESONANCE DESIGNED FOR Fs/5











INDUCTOR CORE WIDTH: 9.5E-3 M
INDUCTOR WINDOW WIDTH: 4.3E-3 M
INDUCTOR AIR GAP: 13 MILS
INDUCTOR WIRE SIZE: 1.03E-6 M^2
LOSS BREAKDOWN
FET CONDUCTION LOSS: 9.5 W
FET SWITCHING LOSSES: 50.0W
DIODE CONDUCTION LOSS: 13.5 W
DIODE SWITCHING LOSSES: 9.4
INDUCTOR COPPER LOSS: 11.4 W
INDUCTOR CORE LOSS: .9 W
WEIGHT BREAKDOWN
INDUCTOR WEIGHT: .02 KG
CAPACITOR WEIGHT .32 KG
TOTAL: .34 KG







INDUCTOR CORE WIDTH: 1.1 E-2 M
INDUCTOR WINDOW WIDTH: 1.1 E-2 M
INDUCTOR AIR GAP: 28 MILS
INDUCTOR WIRE SIZE: 3.2E-6 M^2
LOSS BREAKDOWN
FET CONDUCTION LOSS: 9.1 W
FET SWITCHING LOSSES: 20.3 W
DIODE CONDUCTION LOSS: 13.5 W
DIODE SWITCHING LOSSES: 3.8 W
INDUCTOR COPPER LOSS: 8.1 W
INDUCTOR CORE LOSS: 0.4 W
WEIGHT BREAKDOWN
INDUCTOR WEIGHT: .08 KG
CAPACITOR WEIGHT .74 KG
TOTAL: .82 KG













IND. CORE WIDTH: 4.1E-3 M
IND. WINDOW WIDTH: 9.3E-3 M
IND. AIR GAP: 32 MILS
IND. WIRE SIZE: 9.3E-7 M^2
XFORMER TURNS: 9
XFROMER CORE WIDTH: 1.3E-2 M
XFORMER WINDOW WIDTH 4.0E-3 M
XFORMER LEAKAGE L: 1.3 uH
LOSS BREAKDOWN
FET CONDUCTION LOSSES: 32.8 W
FET SWITCHING LOSSES: 17,2 W
DIODE CONDUCTION LOSS: 13.5 W
DIODE SWITCHING LOSSES: 7.2
INDUCTOR COPPER LOSS: 7.4 W
INDUCTOR CORE LOSS: 0.0 W
XFORMER COPPER LOSS: 11.0 W
XFORMER CORE LOSS: 1.6 W
XFORMER LEAKAGE LOSS: 5.9 W
WEIGHT BREAKDOWN
INDUCTOR WEIGHT: .01 KG
CAPACITOR WEIGHT .13 KG
XFORMER WEIGHT: .13 KG
TOTAL: 0.27 KG










INDUCTOR CORE WIDTH: 8.7E-3 M
INDUCTOR WINDOW WIDTH: 3.2E-3 M
INDUCTOR AIR GAP: 4 MILS
INDUCTOR WIRE SIZE: 3.6E-7 M^2
LOSS BREAKDOWN
FET CONDUCTION LOSS: 9.6 W
FET SWITCHING LOSSES: 50.0W
DIODE CONDUCTION LOSS: 13.5 W
DIODE SWITCHING LOSSES: 9.4
INDUCTOR COPPER LOSS: 8.7 W
INDUCTOR CORE LOSS: 2.7 W
WEIGHT BREAKDOWN
INDUCTOR WEIGHT: .04 KG
CAPACITOR WEIGHT .11 KG
TOTAL: .15 KG









INDUCTOR CORE WIDTH: 2.2E-2 M
INDUCTOR WINDOW WIDTH: 1.7E-3 M
INDUCTOR AIR GAP: 2 MILS
INDUCTOR WIRE SIZE: 3.3E-7 M^2
Lf
LOSS BREAKDOWN
FET CONDUCTION LOSS: 9.1 W
FET SWITCHING LOSSES: 17.7 W
DIODE CONDUCTION LOSS: 13.5 W
DIODE SWITCHING LOSSES: 3.3 W
INDUCTOR COPPER LOSS: 9.8 W
INDUCTOR CORE LOSS: 5.3 W
WEIGHT BREAKDOWN
INDUCTOR WEIGHT: .23 KG
CAPACITOR WEIGHT .23 KG
TOTAL: .46 KG
CONCLUSIONS
A MULTI-MODULE BOOST CONVERTER OFFERS THE
LOWEST WEIGHT BATTERY DISCHARCHER
97% EFFICIENCY IS OBTAINABLE AND PRACTICAL
FLIGHT QUALIFIED PARTS CAN BE USED
BOTH THE VFPPAT AND THE BOOST DESIGNS
REQUIRE CIC. VFPPAT FOR FLUX BALANCING,
AND THE BOOST FOR DYNAMIC PERFORMANCE AND
STABILITY
THE STABILITY MARGIN OF THE BOOST DESIGN
CAN BE MADE EQUAL TO THE VFPPAT DESIGN
OUTPUT IMPEDANCE AND LOAD TRANSIENT RESPONSE
OF THE BOOST DESIGN CAN BE MADE EQUAL TO
OR BETTER THAN THE VFPPAT DESIGN
SPACE PLATFORM ORU-LEVEL MODELING AND
CONTROL
SPACE PLATFORM
ORU LEVEL MODELLING AND CONTROL
PHASE Ii, TASK 1
* BATTERY ORU = BATTERY, CHARGER, & DISCHARGER
- MODULARITY AND REPLACEMENT
- REDUNDANCY
* EASY5 MODEL GENERATION FOR BATTERY ORU
- USE OF EXISTING COMPONENT MODELS
- EASE OF PARALLELING
* PARALLELING OF BATTERY ORUs
-EASY5 SIMULATION
- ANALYSIS
* BATTERY DISCHARGER PARALLELING
* BATTERY CHARGER PARALLELING
-CHARGE CURRENT REGULATION
- BUS VOLTAGE REGULATION
PARALLEL BATTERY ORU MODULES
120V BUS

















* BOOST CONVERTER DESIGN FROM SPREADSHEET
* CONVERTER CHARACTERISTICS
-Vln = 64- 84 V
- Vout = 120 V
- DUTY RATIO = .30 TO ,47
- EFFICIENCY = 96 %
- ?'5 KHz 8WITCHING FREQUENCY
- VOLTAGE RIPPLE < 200mV Pk-Pk
- OUTPUT POWER = 1500W CONTINUOUS / 1800W PEAK
* TWO LOOP CONTROL METHOD
- SINGLE COMMON VOLTAGE LOOP
- ONE CURRENT LOOP PER DISCHARGER
- PRELIMINARY LOOP COMPENSATION
* TWO STAGE FILTERING
- LOW OUTPUT VOLTAGE RIPPLE
- LOW OUTPUT IMPEDANCE
EASY5 DISCHARGECONVERTERMODEL
* LARGE SIGNAL CHARACTERISTICS
* DISCRETE CIRCUIT EQUATIONS
- CONTINUOUS CONDUCTION MODE
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DC ANALYSIS FOR PARALLEL DISCHARGERS
* BATTERY VOLTAGE IMBALANCE
- CHARGE IMBALANCE
- SHORTED CELL
* CURRENT MODE CONTROL : CURRENT SHARING
- BA'Fi'ERY CURRENT = INDUCTOR CURRENT








BATTERY "1),"VOLTAGE > BATTERY 11:VOLTAG E
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PARALLEL DISCHARGER TRANSIENT RESPONSE #
7










SMALL SIGNAL ANALYSIS OF PARALLEL DISCHARGERS
* STABILITY MODIFIED BY ADDING PARALLEL MODULES
* MODIFICATION OF FILTER CORNER FREQUENCIES
- FIRST CORNER FREQUENCY = VARIABLE
- SECOND CORNER FREQUENCY = FIXED
* WORST CASE IS FOUR PARALLEL DISCHARGERS
* LOOP RECOMPENSATION NECESSARY

























































































































LOOP RECOMPENSATION FOR PARALLEL DISCHARGERS





Vo Win(1 + S/Wz)
Vbus S( 1 + 8 / Wp )
* RECOMPENSATION STRATEGY ,,_
4
- SHIFT ZERO TO HIGHER FREQUENCY
O
- REDUCE DC GAIN
* TRADE-OFF MODULARITY FOR LOOP GAIN & BANDWIDTH
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EASY5 BATI'ERY CHARGER MODEL
* BUCK CONVERTER EXAMPLE DESIGN FROM FAIRCHILD REPORT
* CHARGE CURRENT REGULATION
- INDUCTOR CURRENT SENSING & REGULATION
- CHARGE RATE LIMITING
* BUS VOLTAGE REGULATION
- CHARGE CURRENT VARIED TO CONTROL BUS VOLTAGE
- BUCK CONVERTER WITH FEEDFORWARD OF Vbus
OR
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* SAME COMPENSATION FOR EACH CASE











































* BOTH BATTERIES = 64V
SUMMARY OF BATTERY ORU MODELLING
* EASY5 MODELS DEVELOPED FOR BATTERY ORU
* PARALLEL DISCHARGER MODELLING
- DC CURRENT SHARING
- RECOMPENSATION FOR PARALLEL MODULES
- BA]-rERY VOLTAGE IMBALANCE & LOOP GAIN
6
* PARALLEL CHARGER MODELLING
- CHARGE CURRENT REGULATION MODE
- BUS VOLTAGE REGULATION MODE
REVIEW OF SPACE PLATFORM POWER SYSTEM
MODELING
INTRODUCTION
Modeling and simulation :
Large and small signal component models have been developed for the
following, using the EASY5 analysis program :
• Solar cells/solar array
• Solar array shunt switching units
• DC-DC converters (buck, boost, flyback, forward)
• Error amplifiers, PWM controllers
• Battery dischargers (boost, tapped-boost) and output filter




• Spacecraft power system models (for both AC and DC bus)
These models have been used to study
• Transient response to step change of load
• Mode transitions with changes of illumination level
• Paralleling of chargers and dischargers
• Stability study using frequency response plots (small signal models)
Design and analysis :
• Battery charger design
• Battery discharger topology trade-off study
• Battery discharger design
• Analysis of bus impedance, stability and ripple in the shunt regu-
lation mode
• Analysis of bus impedance in charger and discharger regulated
modes
Proposed future work :
• Modeling, analysis, design












Proportional gain compensator (select PG = I)
C2
CI












oJp= R2(C2+ CI) _c = O_'----'_ _" = ClRt
Integrator type compensator (select PG = O)
_req,
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Fig, 4 Loop gain and bus impedance plots
Safient design features for shunt unit and bus capacitor
Q
O
For a properly designed system, the peak bus impedance is the ESR
of the bus filter capacitor (this determines the overshoot for a step
load change)
A proportional controller has fast transient response but has a load
dependant bus voltage error (a voltage "band" requirement)
An integrator type compensator can decrease the voltage band re-
quirement, but the zero required to reduce phase lag results in a low
frequency pole in the bus impedance. This may make the transient
response slower.




Current per parallel switch
wherc
r,l,,
vpp= IpRc+ o(!- o)--_-
D = duty ratio modulation
R, = bus capacitor ESR
= current from one set of NPS strings
= switching period





















No. of parallel strings
Control voltage
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Fig. 5b Simulation for PI compensator
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An input filter is added to smooth the pulsating current drawn by the
buck converter
The circuit can be made to function in two modes.
In the bus voltage regulation mode, the current is less than the
maximum battery charge current and the charger regulates the bus
When the array has sufficient illumination to provide the maximum
charge current, the charger current is limited to this maximum value.
The bus voltage rises and the array shunt switching unit regulates
the bus
Salient design features for the charger
Input filter corner frequency is one decade below the switching fre-
quency to lower the ripple to 1% of output side ripple
An integrator type compensator (2 poles, 2 zeroes) is used.
(i + slw,t)(I + s/w,2)
(I + slwp)
The low frequency compensator zero is the dominant pole for bus
impedance and determines transient response. It is kept as large as
possible. However, placing it beyond the low frequency pole of the
power stage can cause conditional instability
The peak overshoot is determined by the ESR of the bus filter
capacitor
• The second zero approximately determines the settling speed of the
system
• These transient response features have been verified from the step
load simulation
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Discharger topology comparison
















Current fed push pull with_tapped.
auto transformer (CFPPTAT)
Boost T-Boost VFPPTAT CFPPTAT
Inductor Tap Ratio 1
X-former Tap Ratio n/a
Conversion Frequency 25kHz
Inductance (15% Ripple) 59#H
Peak Inductor Current 66 A
1 Ll, .13w-sInductor Energy (-_-
Max. Duty Cycle 73%
Peak Q current 66 A
RMS Q current 49 A
Peak Q Voltage 120 V
Peak Diode Current 66 A
Peak Diode Voltage 120 V
Input Cap RMS Current 0
Output Cap RMS Current 26 A
Pri. Leakage L delta I 0
2 1 1 :
n/a 3 3
25kHz 50kHz 50kHz
i 40/_H' 65#H 5.5#H
42.5 A 19.2 A 66 A
.13 W-S .010 W-S .012 W-S
56% 41% _ 47*/, *
85 A 57.6 A 49.5 A
55 A 37 A 30 A
82.5 V 90 V 120 V
42.5 A 19.2 A 33 A
165 V 210 V 180 V
18.4 A 19.7 A 0
[9 A 0 10.3 A
42.5 A 38.4 A 16.5 A
+ This is the whole inductance. The primary inductance is 35uH.
* This is the duty cycle per switch. The duty cycle seen by the inductor is twice.
Results of comparison : choice of discharger topology
the boost converter is simple, has only one switch, one diode and
no transformer, and continuous input current
it however has disadvantages (specially if the step up ratio is high).
These are the RHP zero in the control/output voltage transfer func-
tion, high output current stress in the output capacitor, and difficulty
in control loop design at high transformation ratios (i.e., high duty
ratio)
the tapped boost allows a lower duty ratio for a given voltage step
up, the RHP zero is at a higher frequency and more manageable
the VFPPTAT is buck derived so it provides continuous output cur-
rent, well behaved control characteristics, and a lower current stress
than the boost or tapped boost
the VFPPTAT however needs two diodes and two switches, and the
circuit is sensitive to transformer saturation
CFPPTAT has many desirable features such as lowest switch current
stress.
the CFPPTAT however needs two switches, and it is expected that
that it may not compare favorably with 2 tapped boost converters
operating in parallel and out of phase by 180 degrees
the tapped boost topology was therefore selected for modeling as
discharger
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Fig. 4.1-6 Eclipse to sunlight transition
Proposed future work : Hardware system testbed
Objectives •
To enable verification and improvement of existing EASY5 computer
models
To provide experimental confirmation of analytical design proce-
dures
Proposed hardware work •
The following are to be designed, built and tested. The designs will be
optimized by VPEC's power converter optimization (CADO) software.
• battery charger
• battery discharger (boost, and an alternate topology)
• mode controller
These are to be tested with •
• a simple solar array simulator
• battery simulator
• load bank
These will allow verification of simulations for many of the system
modes. Future work could incorporate a solar array shunt switching unit
for verification of the shunt mode.
References :
[1] J.Lee, S.Kim, B.H. Cho, and F.C. Lee,, "Computer-aided modeling
and analysis of power processing systems (CAMAPPS) - Phase !1",
Final report prepared for NASA/Goddard, VPI&SU, 1987
[2] B.H Cho, J.R. Lee, "Design, analysis and simulation of the main
bus dynamics of spacecraft power systems," IECEC Conference pro-
ceedings, 1988
[3] J. Lee, "Analysis and simulation of dynamics of spacecraft power
systems," (Dissertation), VPI&SU, 1989
[4] A. Patil, S. Kim, D. Sable, B. Cho, F.C. Lee, "Modeling of space
platform power distribution," Final report prepared for Fairchild
Space Company, VPI&SU, 1989
[5] F.S. Tsai and F.C. Lee, "Computer modeling and simulation of a
20 kHz AC distribution system for the space station," Report prepared
for NASA Lewis Research Centre, VPI&SU, 1987
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lo Space Platform Power System Modeling
1.1 Battery discharger analysis & design
1.2 EASY5 modeling for battery ORU
Battery charger/discharger mode control
DS
TS/AP
o Space Platform Power System Testbed
2.1 Battery discharger design
2.1.1 Four-module boost
2.1.2 Voltage-fed push-pull autotransformer
















PROGRESS SINCE LAST MEETING
1) TRADEOFF STUDY HAS BEEN FURTHER REFINED
USE OF POLYPROPYLENE INSTEAD OF POLYCARBONATE CAPS
INDUCTOR CORE LOSS DATA HAS BEEN UPDATED
TWO DIODES IN SERIES EMPLOYED FOR REDUNDENCY
2) MULTI-MODULE BOOST CONVERTER CONTROL LOOP HAS BEEN REFINED
DAMPING PROVIDED FOR SECONDARY OUTPUT FILTER
HIGHER GAIN MARGIN PROVIDED
3) DESIGNS HAVE BEEN SELECTED FOR HARDWARE BUILD
45 KHZ, 97% EFFICIENT MULTI-MODULE BOOST CONVERTER
40 KHZ, 96% EFFICIENT VOLTAGE-FED AUTOTRANSFORMER CONVERTER
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DRAMATIC REDUCTION OF OUTPUT CAP. STRESS
BENEFICIAL FOR THE BOOST CONVERTER
MUCH FASTER TRANSIENT RESPONSE POSSIBLE
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ORU MODELLING WITH EASY5
SUMMARY AND REVIEW
- PARALLEL DISCHARGER CONTROL
* BATTERY VOLTAGE IMBALANCE &
CURRENT SHARING
* 2'nd STAGE LC FILTER
* EFFECT OF PARALLELING ON STABILITY
- PARALLEL CHARGER CONTROL
NEW EASY5 MODELS
- MODE CONTROLLER ( PCU )
- FOUR PHASE MODULATOR
ORU POWER SYSTEM CONTROL
I.'?...- 1





: PHASE 2 :
PHASE3





SOLAR ARRAY t_AND SSU
LOADS I
COMMON FILTER
I BATI'ERY ORU #2 I'_
I BA'Iq'ERY ORU ,3 _'-_





i M°°ECONTROLLER( PCU )
'J L

































DC ANALYSIS FOR PARALLEL DISCHARGERS
* BATTERY VOLTAGE IMBALANCE
- CHARGE IMBALANCE
- SHORTED CELL
* CURRENT MODE CONTROL" CURRENT SHARING
- BATI'ERY CURRENT = INDUCTOR CURRENT
- PEAK CURRENT DETECTION
I
Inductor "A" current ...... Inductor "B" current
Battery "B" voltage > Battery "A" voltage
Result: Battery "B" average discharge current is higher,
voltage imbalance corrected .
l.Z. -It








CBUS > > C1
CHARACTERISTIC EQUATION
(Note: C2 = CBUS)
4
+S + L2---"'-_ + L1 L2 C1 C2 =0
']L1 (C1 + C2) S + L2-""'_ + L2 C2 = 0
RESONANT FREQUENCIES
1 1





PARALLEL CONVERTERS WITH TWO STAGE FILTERS




























































































NOTE: ALL OP-AMPS HAVE ONE COMMON 12.8V REFERENCE
/. ?-.-ff
MODELING AND SIMULATION OF POWER SYSTEM
• System block diagram
• Operation of solar array
• Operation of 4-module discharger
• Operation of charger









I Buck I I 4module', I
Charger I I Discharger, I
, 1 I Battery I I i---
I Central IMode controller I Bus Voltage
--- BCDU
sense
• New models are controlled by a central mode controller
• New discharger is a 4-module boost converter
• Models are set up as per the proposed hardware design
• Details are shown in the subsequent simulations
• Each mode is tested with a step load change
• Mode transition is induced by changing the illumination level
I.Z ---II






• The solar array is controlled by a central mode controller
• The bus is regulated by the array
• The simulation shows a change in parallel strings with load
I._- 17..
SOLAR ARRAY OPERATION FOR LOAD STEP CHANGE
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DISCHARGER MODEL TEST SIMULATION






Current I Ext.Jm_Ext. I D







• The voltage error is common to all modules
• Each module has it's own phase shifted PW modulator
• Current feedback is applied separately to each module
I.'L.- Ih-
PHASE-SHIFTED RAMPS FOR MULTIMODULE BOOST DISCHARGER
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fDISCHARGER OPERATION FOR A LOAD STEP CHANGE










































EQUAL SHARING OF CURRENT BY THE FOUR MODULES
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DISCHARGER OPERATION WITHOUT PHASE SHIFTED RAMPS
0.4
119 2
























































CHARGER MODEL TEST SIMULATION 1
j BU+,Solar BusArray Load
I Filter
Current
Feedback ! Charger I






• In the voltage regulation mode, the charger regulates the bus
• The bus is regulated by changing the charging current
t.,'L--.t_


















• In the current regulation mode, the array regulates the bus
• The charger regulates the charging current at the limiting value
t.L .-to
CHARGER IN CURRENT REGULATION MODE

















































CHARGER IN VOLTAGE REGULATION MODE





























• Mode transitions are induced by changing the illumination level
• With sufficient illumination, the array regulates the bus
• At low illumination level, the discharger regulates the bus
I._.- _1
SIMULATION FOR TRANSITION FROM SUNLIGHT TO ECLIPSE
















































POWER SYSTEM TEST BED


















Design Multi-Module Boost Converter DS
Design VFPPAT Converter DS
Build Multi-Module Boost Converter DS
Build VFPPAT Converter SD
Design Battery Charger TS
Bild Battery Charger TS
Test Multi-Module Boost Converter (Open-Loop) DS/J_
Test VFPPAT Converter SD
Select Optimum Discharger & Design Control Loop DS/S]
Build Discharger Controller, Integrate & Tester DS/S]
Test Batter Charger TS
Design Charger Controller TS
Build Charger Controller & Integrate TS
Integrate Charger & Discharger (W/Mode Controller) DS
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INDUCTOR CORE WIDTH: 8.6E-3 M
INDUCTOR WINDOW WIDTH: 8.9E-3 M
INDUCTOR AIR GAP: 9 MILS
INDUCTOR WIRE SIZE: 1.54E-6 M^2
WEIGHT BREAKDOWN
INDUCTOR WEIGHT: 0.16 KG















FET CONDUCTION LOSS: 9.1 W
FET SWITCHING LOSSES: 11.8 W
DIODE CONDUCTION LOSS: 22.5 W
DIODE SWITCHING LOSSES: 3.7 W
INDUCTOR COPPER LOSS: 5.9 W
INDUCTOR CORE LOSS: 4.8 W
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40 TURNS 4 MIL X 1 INCH COPPER FOIL
13 MIL AIRGAP
7c,14-3
FOUR MODULE BOOST CONVERTER
BATTERY DISCHARGER STRESS ANALYSIS
COMPONENT PARAMETER
MOSFET CONTINUOUS DRAIN CURRENT
PEAK TRANSISTOR DRAIN-TO-SOURCE
VOLTAGE
PEAK TRANSISTOR GATE VOLTAGE
PEAK DIODE CURRENT
PEAK DIODE REVERSE VOLTAGE
OUTPUT CAPACITOR VOLTAGE
OUTPUT CAPACITOR RMS CURRENT
APPLIED RATED STRESS
VALUE VALUE RATIO
9 AmpS 33 Amps 27%
120 Volts 200 Volts 62%
10 Volts -L20 Volts 50%
9 AmpS 20 Amps 45%
60 Volts 150 Volts 40%
120 Volts 200 Volts 60%
1.1 Amps 22 Amps 5%
VOLTAGE-FED, PUSH-PULL, AUTOTRANSFORMER,
(VFPPAT) BATTERY DISCHARGER
HARDWARE DESIGN TOPIC LIST
DESIGN SPECIFICATIONS
BASIC SCHEMATIC AND RESULTING WAVEFORMS























64 VDC to 84 VDC
120 VDC + 4%
200 mV peak to peak
0 Watts to 1800 Watts
40 kHz
96%
















































DISCHARGER POWER STAGE COMPONENTS
POWER SWITCH
- IRF350, INTERNATIONAL RECTIFIER
- TWO IN PARALLEL FOR HIGH EFFICIENCY
- Rdson = 250 mOHM
POWER DIODE
- 1N5816, UNITRODE
- Trr = 35 nS
INDUCTOR
- MC0007 METGLAS CUT C-CORE, MAGNETICS, INC.
- L = 94 uH
INPUT AND OUTPUT CAPACITORS




- UC3706, DUAL OUTPUT DRIVER, UNITRODE
- PEAK OUTPUT CURRENT = 1.5 A





PEAK TRANSISTOR DRAIN CURRENT*
PEAK TRANSISTOR DRAIN-TO-SOURCE
VOLTAGE
PEAK TRANSISTOR GATE VOLTAGE
PEAK DIODE CURRENT*




INPUT CAPACITOR RMS CURRENT*
8.3 Amps 60 Amps
168 Volts 400 Volts
10 Volts +_20 Volts
8.15 Amps 20 Amps
82 Volts 150 Volts
120 Volts 200 Volts
0.4 Amps 22.5 Amps
84 Volts 200 Volts
3.25 Amps 15 Amps
* 50% DIVISION OF PARAMETER ASSUMED




















CORE: EE4242/15 TDK H7C1







32 TURNS 4 MIL X 1 INCH COPPER FOIL
24 MIL AIRGAP
_.1 ._._
BATTERY CHARGER DESIGN SPECIFICATIONS
PARAMETER SPECIFICATION
INPUT VOLTAGE RANGE 120 VOLTS +/-4%
OUTPUT VOLTAGE RANGE 53 - 84 VOLTS
DUTY RATIO 44% TO 7O%
TOPOLOGY SINGLE PHASE BUCK
CHARGE CURRENT RANGE 1 TO 20 AMPS












































CHARGER POWER STAGE COMPONENTS
POWER SWITCH
-IRFP250 MOSFET, INTERNATIONAL RECTIFIER
-FOUR IN PARALLEL FOR HIGH EFFICIENCY
- Rdson = 85 mOHM
POWER DIODE
- 1N581 6, UNITRODE
- TWO IN PARALLEL
- Trr = 35 nS
INDUCTOR
- METGLAS CUT C-CORE, MAGNETICS, INC.
- L = 46uH
INPUT CAPACITOR




- COMMON TO DISCHARGER
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MOSFET CONTINUOUS DRAIN CURRENT
PEAK TRANSl STOR DRAI N-TO-SOURCE
VOLTAGE
5 Amps 33 Amps
120 Volts
PEAK TRANSISTOR GATE VOLTAGE., +10 Volts
RMS DIODE CURRENT
PEAK DIODE REVERSE VOLTAGE
INPUT CAPACITOR VOLTAGE


















CHARGER POWER INDUCTOR DESIGN
MATERIAL : METGLAS
- HIGH Bsat ALLOWS SMALL INDUCTOR SIZE
- LOW LOSS
-1 MIL LAMINATION : HIGH RESISTIVITY & LOW EDDY CURRENT LOSS
- HIGH PERMEABILITY
- LOW Bsat DRIFT OVER TEMPERATURE
CONDUCTOR AND INSULATION
- COPPER FOIL : 5 MIL THICKNESS
* HIGH WINDOW UTILIZATION
* LOW SKIN EFFECT LOSS
* LOW PROXIMITY LOSS
- INSULATION : 2 MIL KAPTON TAPE
CORE
- MAGNETICS, INC. MC1603 CUT C-CORE
- 14 MIL GAP FOR L = 46 uH
- DISADVANTAGE : GAP LOSS AND PROXIMITY LOSSES
DESIGN
- SPREAD SHEET PROGRAM
- AREA PRODUCT APPROACH
- TRADE-OFFS : LOSSES AND WEIGHT
- CONSIDERATIONS : STANDARD FOIL AND TAPE DIMENSIONS
"2_,Z-5"





CORE : MC1603-1B (METGLAS)
21 TURNS COPPER FOIL ( 5 MIL X 1 INCH )
14 MIL AIR GAP ( PER LEG )





- 1:1 TURNS RATIO FOR HIGH COUPLING
FOUR SEPARATE DRIVE CIRCUITS
- MOSFET TURN-ON CURRENT SHARING
- ELIMINATING PARASITIC OSCILLATIONS
UNITRODE UC3706 DRIVER CHIPS
-Ipeak = 1.5 AMPS
- SWITCHING SPEED




- RESISTIVE CURRENT SENSING
* 25 mOHM IN SERIES WITH THE BATTERY
* ADVANTAGE :SIMPLICITY
* DISADVANTAGE :LOSSES
10 A CHARGE = 2.5W LOSS
20 A CHARGE = 10W LOSS




- ERROR SIGNAL FROM MODE CONTROLLER (PCU)
CURRENTNOLTAGE MODE SELECTION
- DIODE OR-ING CIRCUIT
- CHARGE CURRENT REFERENCE LEVEL
- MODE CONTROLLER THRESHOLDS
3. DISCUSSION
DISCUSSION
1) BA'I-I-ERY CHARGING CURRENT
2) SOLAR ARRAY CHARACTERISTICS
3) BAI-I-ERY RIPPLE CURRENT SPEC
4) MINIMUM BA-FI-ERY VOLTAGE
5) BIDIRECTIONAL CONVERTER ??
6) APPRVED PARTS
7) SOLAR ARRAY SIMULATOR
8) MULTI-MODULE CHARGER ??
9) SERIES DIODES
10) V/T LIMIT
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